{"id":212,"date":"2025-03-27T07:53:14","date_gmt":"2025-03-27T07:53:14","guid":{"rendered":"https:\/\/rsvn.ch\/wordPressRSVN\/?page_id=212"},"modified":"2025-03-30T17:46:14","modified_gmt":"2025-03-30T17:46:14","slug":"explore","status":"publish","type":"page","link":"https:\/\/rsvn.ch\/wordPressRSVN\/explore\/","title":{"rendered":"Explore"},"content":{"rendered":"\n

Take a look at some of the products we are working on. These include nimble<\/em>Spice\u00ae, verilog<\/em>AML\u00ae, and numerical<\/em>Devices\u00ae.<\/p>\n\n\n\n

\n\n\n\n
\n

nimble<\/em>Spice\u00ae<\/h2>\n\n\n\n

Create a compiled netlist version of your circuit that integrates seamlessly with your favorite programming language.
<\/p>\n\n\n\n

\n

nimble<\/strong> [nim-buhl]
adjective, nim\u00b7bler, nim\u00b7blest.
quick and light in movement; moving with ease; agile; active; rapid.
Synonyms: spry, sprightly, brisk, lively, keen, sharp, quick-witted, cleverly contrived
Antonyms: ungainly, clumsy to understand, think, devise, etc.<\/p>\n<\/blockquote>\n\n\n\n

If SPICE and its derivatives were majestic cruise liners, then nimble<\/em>Spice\u00ae would be the jet ski zipping across the waves. – Want something done promptly? Hop on the jet ski and ride the waves of productivity!<\/p>\n\n\n\n

Enhance your design process with nimble<\/em>Spice\u00ae, a powerful simulator that can handle everything from single transistors to entire circuit blocks. Unlike a traditional SPICE simulator, nimble<\/em>Spice\u00ae is designed to handle problems with a reasonable number of incorporated devices. In addition, the network to be simulated is known at compile time. This leads to a much leaner implementation of the simulator’s solver, resulting in orders of magnitude faster execution. Compared to common simulators, nimble<\/em>Spice\u00ae is not limited to command-line commands or a user interface; it is an open tool that interfaces directly with the programming language of your choice. nimble<\/em>Spice\u00ae converts your netlist and its components into C++ code, which is then compiled and wrapped with a standardized API for seamless integration with virtually any programming language or math tool. Run custom circuit block simulations directly from e.g. Python and improve performance by integrating with libraries such as SciPy, or any other modules for your specific optimizations.<\/p>\n\n\n\n

SizingTool is based on nimble<\/em>Spice\u00ae. But nimble<\/em>Spice\u00ae can do more than a single transistor. Learn more about nimble<\/em>Spice\u00ae and its future applications.<\/p>\n\n\n\n

\"\"<\/figure>\n\n\n\n
\n
Contact us to find out more about nimble<\/em>Spice\u00ae and its current development.<\/a><\/div>\n<\/div>\n\n\n\n
\n<\/div>\n\n\n\n
\n

numerical<\/em>Devices\u00ae<\/h2>\n\n\n\n

numerical<\/em>Devices\u00ae is our trademark for pre-defined, ready-to-use devices. As with SizingTool, predefined devices are used for the BSIM3, BSIM4 and Verilog-A transistor models, which integrate seamlessly with C++, Python and other languages.<\/p>\n\n\n\n

\"\"<\/figure>\n\n\n\n
\n
Contact us to find out more about numerical<\/em>Devices\u00ae and its current development.<\/a><\/div>\n<\/div>\n\n\n\n
\n<\/div>\n\n\n\n
\n

verilog<\/em>AML\u00ae<\/h2>\n\n\n\n

Combine nimble<\/em>Spice\u00ae and its VerilogA extension with machine learning to create a design tool compiler for all your design challenges.
Our aim is to create the verilog<\/em>AML\u00ae (Verilog-A Machine Learning) design tool compiler by merging solutions from the nimble<\/em>Spice\u00ae simulator with machine learning. The speed of nimble<\/em>Spice\u00ae simulation and its integrated VerilogA capability are pivotal in this process, as nimble<\/em>Spice\u00ae can produce millions of teaching patterns within minutes. Our main objectives are twofold: first, to develop lightweight models that operate much faster and with significantly less computational overhead; and second, to reverse the input and output of the teaching patterns, thereby creating a design tool where the desired behavior (the output) determines detailed system requirements (the input).<\/p>\n\n\n\n

\"\"<\/figure>\n\n\n\n
\n
Contact us to find out more about verilog<\/em>AML\u00ae and its current development.<\/a><\/div>\n<\/div>\n\n\n\n
\n<\/div>\n\n\n\n
\n

nimble<\/em>Spice\u00ae, verilog<\/em>AML\u00ae, and numerical<\/em>Devices\u00ae are trademarks of rsvNumerics.<\/p>\n\n\n\n

\n
\n
<\/span>\"\"
\n

rsvNumerics<\/p>\n\n\n\n

Reflecting the world in numbers!<\/p>\n<\/div><\/div>\n<\/div>\n\n\n\n

Copyright \u00a9 2025 rsvNumerics – All Rights Reserved.<\/p>\n<\/div>\n<\/div>\n","protected":false},"excerpt":{"rendered":"

Take a look at some of the products we are working on. These include nimbleSpice\u00ae, verilogAML\u00ae, and numericalDevices\u00ae. nimbleSpice\u00ae Create a compiled netlist version of your circuit that integrates seamlessly with your favorite programming language. nimble [nim-buhl]adjective, nim\u00b7bler, nim\u00b7blest.quick and light in movement; moving with ease; agile; active; rapid.Synonyms: spry, sprightly, brisk, lively, keen, sharp, […]<\/p>\n","protected":false},"author":1,"featured_media":0,"parent":0,"menu_order":1,"comment_status":"closed","ping_status":"closed","template":"","meta":{"footnotes":""},"class_list":["post-212","page","type-page","status-publish","hentry"],"_links":{"self":[{"href":"https:\/\/rsvn.ch\/wordPressRSVN\/wp-json\/wp\/v2\/pages\/212","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/rsvn.ch\/wordPressRSVN\/wp-json\/wp\/v2\/pages"}],"about":[{"href":"https:\/\/rsvn.ch\/wordPressRSVN\/wp-json\/wp\/v2\/types\/page"}],"author":[{"embeddable":true,"href":"https:\/\/rsvn.ch\/wordPressRSVN\/wp-json\/wp\/v2\/users\/1"}],"replies":[{"embeddable":true,"href":"https:\/\/rsvn.ch\/wordPressRSVN\/wp-json\/wp\/v2\/comments?post=212"}],"version-history":[{"count":19,"href":"https:\/\/rsvn.ch\/wordPressRSVN\/wp-json\/wp\/v2\/pages\/212\/revisions"}],"predecessor-version":[{"id":338,"href":"https:\/\/rsvn.ch\/wordPressRSVN\/wp-json\/wp\/v2\/pages\/212\/revisions\/338"}],"wp:attachment":[{"href":"https:\/\/rsvn.ch\/wordPressRSVN\/wp-json\/wp\/v2\/media?parent=212"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}